[琪琪雜貨舖]

2015年3月2日 星期一



【ChiCHI eTutor@ARM】 samsung s5pv210 introduction - part1



(CHICHI eTutor still under test and construction. 
If any problem/question, welcome to discuss/exchange info. by leaving message)
(Please click the Ads below to support us)

  • Samsung S5PV210 Architecture


  • Samsung S5PV210 Reference Board (RFB)/ Evaluation Board (EVB)



  • Samsung S5PV210 RFB/EVB Block Diagram




























  • S5PV210 core features 
CPU Structure (complexity): RISC
Width of Machine Word: 32 bit
Primary (RAM) Data bus: 32 bit
CPU Core: Cortex-A8 
Supported Instruction Set(s): ARMv7-A
32/ 32 KB I/D Cache, 512 KB L2 Cache 
speed from 800 MHz to 1 GHz (or more)
require operation in less than 300mW
Thumb-2 technology for greater performance, energy efficiency, and code density
NEON signal processing extensions
Jazelle RCT Java-acceleration technology
TrustZone technology
13-stage main integer pipeline
SRAM/ ROM/ NOR Interface (x8 or x16 data bus)
OneNAND Interface (x16 data bus)
NAND Interface (x8 data bus)
LPDDR1 Interface (266~400 Mbps/ pin DDR)
DDR2 Interface (400 Mbps/ pin DDR)
LPDDR2 interface(400 Mbps/ pin DDR)
Camera Interface
Multi-Format video Codec
-ITU-T H.264, ITU-T H.263, MPEG-4 and DivX, VC1
 up to 1080p@30fps
JPEG Codec
-up to 80 Mpixels/s
3D Graphic Engine (SGX540)
-up to 20M triangles/s and 1000 Mpixels/s
2D Graphic Engine
-up to 160Mpixels/s
Analog TV interface
-NTSC-M/ NTSC-J/ NTSC4.43/ PAL-B, D, G, H, I/ PAL-M/ PAL-N/ PAL-Nc/ PAL-60
Digital TV Interface
-High-definition Multimedia Interface (HDMI) 1.3
support for NTSC and PAL mode with image enhancer
Video processor
TFT-LCD Interface 
Audio processing is progressed by Reconfigurable Processor (RP)
Low power audio subsystem
64 KB secure boot ROM for secure boot
128 KB secure RAM for security function
Hardware Crypto Accelerator
   -DES/ TDES, AES, SHA-1, PRNG and PKA
Secure JTAG
   -Authentication of JTAG user
Real Time Clock
PLL
Keypad (14x8 key matrix)
Timer with Pulse Width Modulation
System timer (accurate tick time in power down mode)
DMA ((8 channels for Memory-to-memory DMA, 16 channels for Peripheral DMA)
A/D Converter and Touch Screen Interface (10-channel 12-bit)
Watch Dog Timer
Vectored Interrupt Controller
Power Management
PCM Audio Interface
AC97 Audio Interface
One S/PDIF Interface (TX only)
I2S Bus Interface (Three 24-bit I2S interface support)
Modem Interface
Three I2C Bus Interface
ATA Controller (ATA/ ATAPI-6)
Four UART
USB 2.0 OTG (480 Mbps)
USB Host 2.0
Four SD/HS-MMC/ SDIO Interface
Two SPI Interface
GPIO


Thanks to Sponsor

0 意見:

張貼留言

[琪琪雜貨舖]